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(57) ABSTRACT 
The present disclosure relates to a method for testing a 
circuit having analog components. The method comprises 
performing a low-cost optimized test on the circuit by 
applying an optimized input stimulus to the circuit, captur-
ing the circuit response to the input stimulus applied to the 
circuit, evaluating the circuit response to predict whether the 
performance parameters of the circuit satisfies predeter-
mined specifications for the circuit, and making a pass/fail 
determination for the circuit based upon the evaluation of 
the circuit response. 
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P; ..,_ nP X N Matrix Of nP Process 
Parameters Of N Circuit Instances 
Generated By Random Sampling 
z; +-- The Performance Parameters 
Corresponding To The 11h Specification Of 
The N Circuit Instances 
fps;+-- MARS (p;, Z;) 
pnew; +-- GetCircuitsAtBoundary() 
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Procedure OrderMeasurements 
01 for each ,th single ended specification 
02 for each measurement 
Sheet 8 of 11 US 6,865,500 Bl 
03 remove the measurement from the list of independent variables 
04 derive the synthesizing function using MARS. Use the training set generated by 
GenerateTrainSet to train MARS 
05 calculate the variance cr2 ei 
06 end for 
07 order the measurement in the ascending order of cr2 ei 
08 end for 
Procedure SelectMeasurements 
01 for each single ended specification 
02 selected measurements = cp 
03 repeat 
04 add the measurement with lowest cr2 ei to the set of selected measurements 
use the ordered list of measurements generated by OrderMeasurements 
05 derive the synthesizing function with the selected set of measurements 
06 calculate the variance cr2e; 
07 until cr2 ei starts increasing 
08 end for 
FIG. 8 
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METHOD FOR TESTING ANALOG 
CIRCUITS 
2 
methodologies again resort to costly (although optimized) 
specification tests for fault detection. 
CLAIM OF PRIORITY 
This application claims priority to U.S. provisional appli-
cation entitled, "Design of Alternate Tests to Replace the 
Specification Tests for Analog Circuits," having Ser. No. 
60/134,800, filed May 19, 1999, which is entirely incorpo-
rated herein by reference. 
From the foregoing, it can be appreciated that it would be 
desirable to have a testing method for circuits, such as 
5 analog ICs, which accurately predicts circuit performance 
and which is low in cost to develop and perform. 
SUMMARY OF THE INVENTION 
10 
The present disclosure relates to a method for testing a 
circuit having analog components. The method comprises 
performing a low-cost optimized test on the circuit by 
applying an optimized input stimulus to the circuit, captur-
ing the circuit response to the input stimulus applied to the 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The U.S. government has a paid-up license in this inven-
tion and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as 
provided for by the terms of Contract No. ARPA#9526-041 
awarded by the DARPA of the U.S. 
15 
circuit, evaluating the circuit response to predict whether the 
performance parameters of the circuit satisfies predeter-
mined specifications for the circuit, and making a pass/fail 
determination for the circuit based upon the evaluation of 
the circuit response. 
FIELD OF THE INVENTION 20 In a preferred embodiment, the method deriving synthe-
sizing functions which map measurement responses of the 
circuit to circuit performance parameters, applying an opti-
mized input stimulus to the circuit, capturing the circuit 
response to the input stimulus applied to the circuit, evalu-
The present disclosure relates to a method for testing 
circuits. More particularly, the disclosure relates to a method 
of testing circuits having analog components, and a method 
of developing the tests applied to them. 
BACKGROUND OF THE INVENTION 
25 ating the circuit response with respect to the derived syn-
thesizing functions to predict whether a predetermined num-
ber of performance parameters of the circuit satisfies 
predetermined specifications for the circuit, making a pass/ 
fail determination for the circuit based upon the evaluation 
Currently, comprehensive and low-cost test methodolo-
gies for analog and mixed-signal systems analogous do not 
exist. Test methodologies for mixed-signal systems are 
based primarily on the paradigm of measuring the circuit's 
specifications to determine if they are "good" or "bad". This 
method is known as specification based testing. With this 
method of testing, each specification is measured for each 
circuit, e.g., an integrated circuit (IC), to ensure that the 35 
circuit satisfies all specified parameters. 
30 of the circuit response, and for circuits for which a clear 
pass/fail determination cannot be made, performing speci-
fication based tests with respect to particular predetermined 
circuit specifications to make a final pass/fail determination 
for the circuit. 
Specification based testing has many drawbacks. Fore-
most perhaps is the cost associated with such testing. Testing 
costs include both the cost of test development as well as the 
costs associated with conducting the actual manufacturing 40 
tests. The cost factor becomes critical in high volume 
production of analog and mixed-signal ICs. Most of the 
previous research in test generation for fault detection in 
analog circuits assumes that a list of faults for which tests are 
With these inventive methods, circuits such as analog I Cs 
can be tested much more quickly and much more cheaply. 
The features and advantages of the invention will become 
apparent upon reading the following specification, when 
taken in conjunction with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The invention can be better understood with reference to 
the following drawings. The components in the drawings are 
not necessarily to scale, emphasis instead being placed upon 
clearly illustrating the principles of the present invention. 
FIG. 1 is a high level flow diagram of a testing method-
ology in accordance with the present invention. 
to be generated is given. This approach is known as fault 45 
based testing. Realistic fault lists can be generated from 
analysis of the circuit layout using inductive fault analysis 
(IFA) based techniques. 
FIG. 2 is a flow diagram detailing a first portion of the 
50 
testing methodology shown in FIG. 1. 
In the past, test researchers have proposed eliminating 
some of the tests from the conventional specification test set 
to reduce production test cost. Theses researchers have been 
motivated by the fact that many of the specification tests 
contain redundant information about the underlying process 
defects. For instance, the correlation between specification 
tests has been used for test elimination. A more rigorous 55 
approach for test elimination based on QR factorization of 
linear models has also been proposed. During production 
testing, not only the number of tests but also the order in 
which they are performed affect the overall testing time and 
test quality. Thus, a further reduction in average production 60 
testing time can be achieved by performing those specifi-
cation tests first, which take the least time and have the 
maximum fault coverage. A graphical theoretic approach has 
also been used to optimize specification tests. Although the 
tests derived using the above mentioned testing schemes can 65 
substitute for the conventional specification tests performed 
during the final test stage of analog circuits, these test 
FIG. 3 is a schematic representation of various parameter 
spaces. 
FIG. 4 is a flow diagram detailing the first portion of the 
testing methodology shown in FIG. 2. 
FIG. 5 is a schematic view of mapping between parameter 
spaces. 
FIG. 6 is a flow diagram of an example test flow. 
FIG. 7 is a flow diagram of generation of critical circuit 
instances. 
FIG. 8 is a is a schematic of a routine showing steps 
involved in synthesizing mapping functions. 
FIG. 9 is a graphical representation of standard deviation 
of measurements. 
FIG. 10 is a schematic representation of string encoding. 
FIG. 11 is a schematic representation of use of uniform 
crossover to create child strings. 
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DETAILED DESCRIPTION 
Overview of the Test Methodology 
4 
p2 . . . , Pnp], where nP is the total number of process 
parameters which affect the circuit performance. As identi-
fied in FIG. 3, a circuit fabricated in this process can be 
represented by a point in the nP dimensional process param-
Referring now to the drawings in which like numerals 
identify corresponding components or steps, FIG. 1 illus-
trates a high level view of a testing methodology in accor-
dance with the present invention. In an effort to reduce the 
cost of testing, the final test procedure can be divided into 
two stages. As shown in FIG. 1, the circuit under test (CUT) 
5 eter space. 
is first subjected to a set of low-cost optimized tests derived 
from the CUT's specifications, as indicated in block 10. 10 
These tests can be conducted by applying an input stimulus 
(described below) to the circuit and observing the response, 
e.g. in the form of a waveform, to determine whether the 
circuit operates in compliance with a majority of the speci-
fications established for the circuit. Once these tests have 15 
been performed, the test results are evaluated, as shown in 
block 12, to determine whether the CUT passes with respect 
The design of an analog circuit is evaluated using various 
performance parameters which reflect the circuit's transient, 
frequency, and DC performance metrices. In other words, 
these performance parameters correspond to the specifica-
tions to which the circuit operates. The performance param-
eters can be denoted by S=[ S1 , S2 , ... , SnsJ, where ns is the 
total number of performance parameters. Hence, a circuit 
can also be represented by a point in the ns dimensional 
performance parameter space. The performance parameters 
of a circuit can be related to the associated process param-
eters through a set of ns mapping functions denoted by 
fps=[fpsl' fps2 , ... , fpsnsJ. This is to say that the relation 
between the performance of the circuit and the processes 
to the various predetermined specifications. At this point, it 
can be determined, at least with respect to some circuits, 
whether the circuit passes (is good) or fails (is bad). 20 used to manufacture the circuit can be defined as in equation 
Because of measurement errors, modeling errors, and 
mathematical residuals inherent to the test derivation 
process, the low-cost optimized tests which are the subject 
of the present disclosure may reject circuits that actually 
pass each designated specification or accept circuits which 25 
do not pass each designated specification. Therefore, at 14, 
some circuits may fall into a third category in which it is not 
clear from the optimized tests whether the circuit passes or 
fails. For these circuits, critical specification based tests can 
be applied in a second stage with respect to particular 30 
predetermined specifications in the conventional manner, as 
indicated in block 16, to ensure that each approved circuit 
complies with each specification. Determination of which 
specifications for a given circuit will be specification based 
tested can be made by, for instance, initially comparing the 35 
test results obtained for each specification with the low-cost 
optimized tests with conventional test results for each speci-
fication. In this manner, the accuracy of the low-cost opti-
mized tests can be assessed on a specification-by-
specification basis. Accordingly, the overall test process can 40 
comprise first applying the low-cost optimized tests to the 
CUTs, and then applying critical specification based tests to 
circuits which do not clearly pass or fail with respect to 
certain predetermined circuit specifications to make a final 
"good" or "bad" determination. With this methodology, the 45 
overall test cost is significantly smaller as compared to what 
would be incurred by applying specification based tests to 
every circuit with respect to each circuit specification. 
FIG. 2 illustrates the first portion of the test method in 
greater detail. More particularly, this figure shows various 50 
steps involved in blocks 10 and 12 of FIG. 1. As shown in 
FIG. 2, the input stimulus is first applied to the circuit as 
indicated in block 20. Once this stimulus has been applied, 
the output response of the circuit can be captured (block 22) 
and, if desired, stored. From this response, the circuit 55 
specifications can be predicted, as indicated in block 24, so 
that pass/fail determinations can be made with regard to the 
predetermined specifications, as indicated in block 26. 
Theoretical Background 
For a better understanding of the test generation method- 60 
ology that follows, the theoretical background of the present 
invention is provided. The performance of a circuit, such as 
an analog IC, is determined by a set of associated process 
parameters, i.e., the parameters under which the circuit is 
constructed. For instance, such parameters can include the 65 
temperatures used during fabrication, the chemical compo-
sitions used, etc. These parameters can be denoted as p=[p1 , 
[1]. 
[Equation 1] 
As will be understood by persons having ordinary skill in 
the art, the performance parameters of the circuit are to 
satisfy certain specifications which are given by lower 
and/or upper bounds on the performance parameters. The 
specifications with a single bound can be designated as 
single ended specifications and those with both upper as well 
as lower bounds can be designated as double ended speci-
fications. For the purposes of test generation, all the double 
ended specifications on the CUT can be decomposed into 
two single ended specifications, giving a total of nb single 
ended specifications (the subscript b standing for bound). 
Note that if there are n1 performance parameters with single 
ended specifications and n2 of them with double ended 
specifications, n1 +n2 =ns and nb=n1 +2n2 . The lower or upper 
bound of the i'h single ended specification can be denoted as 
b;. The i'h single ended specification (on the performance 
parameter sJ) defines a region As; in the ns dimensional 
performance parameter space con'taining all performance 
parameter values satisfying 
if lower bound } 
if upper bound · 
[Equation 2] 
Performance parameter sets satisfying all the nb single ended 
specifications form the acceptance region in the performance 
parameter space (As) are defined by 
[Equation 3] 
Circuits with performance parameters lying in this region 
are classified as fault free or good circuits while circuits with 
performance parameters outside this acceptance region are 
faulty or bad circuits. Since the performance parameter 
space and the process parameter space are related by the 
mappings given in equation [1], the acceptance region in the 
performance parameter space is implicitly related to the 
acceptance region in the process parameter space (AP) as 
defined by equations [ 4] and [ 5]. 
[Equation 4] 
US 6,865,500 Bl 
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n Ap,; 
i=l, ... ,nb 
[Equation 5] 
6 
the mapping functions to make the pass/fail determination. 
Accordingly, the present testing method can further be 
represented as shown in FIG. 4. In this figure, the input 
stimulus is applied to the CUT at block 40. The response 
One goal of the test generation method used herein is to 
find easy-to-perform measurements in which the CUT can 
be classified as good or bad. Assuming there are nm mea-
surements represented by m=[m1 , m2 ,,,,, mnmJ, there is an 
nm dimensional measurement space in which the CUT can 
be represented by a point These measurements are related to 
the process parameters of the circuit, with points in the 
process parameter space mapped onto the measurement 
space by nm mappings, fpm=[fpml' fpm 2 , , , , fpmm as defined 
in equation [6], 
5 resulting from the application of the input stimulus is then 
measured, as indicated at block 42, and stored if desired. 
Once this measured response has been received, it can be 
input into the various mapping or synthesizing functions for 
the various circuit performance parameters (i.e,, 
10 specifications) as indicated in block 44. The mapping func-
tions can then be evaluated to determine whether the circuit 
satisfies each individual specification, as indicated in block 
46, so that a pass/fail determination can be made, as indi-
cated in block 48. At this point, flow can continue to 
15 specification based testing, if needed, as indicated in FIG. 2. 
[Equation 6] In a preferred arrangement, the measurements obtained 
from applying the test stimulus are post-processed to define 
the test thresholds on the post-processed data rather than the 
measurements themselves. This process can be designated 
Every circuit instance within the acceptance region in the 
process parameter space can be mapped into the measure-
ment space using the mappings of equation [ 6] to give an 
acceptance region in the measurement space (Am) defined 
by equations [7] and [8], 
20 measurement synthesis. The measurements are post-
processed using a set of nb synthesizing functions (fms= 
(fmsl,,fms2 , , , , , fmsnb]) to yield nb synthesized measurements 
(8=[81 , 82 , , , , , 8nb]). This measurement synthesis can then 
[Equation 7] 
n Am,; [Equation 8] 
i=l, ... ,nb 
25 
be used to derive accurate test criteria for analog circuits. 
Measurement synthesis involves deriving nb synthesized 
measurements from the nm original measurements using the 
nb synthesizing functions. All the information about the 
performance parameters of the circuit can be extracted using 
the synthesizing functions. As will be appreciated by per-The functional mappings fps and fpm are, in general, not 
available in closed form and these mappings are evaluated 
for a given p via numerical circuit simulation. According to 
rigorous mathematical definitions, the dimensions of the 
above mentioned spaces are equal to nP, ns, and nm, condi-
tional on the linear independence of the process parameters, 
performance parameters, and measurements respectively. 
30 sons having ordinary skill in the art, the synthesizing func-
tions are preferably derived near the boundary of the accep-
tance region within performance parameter space to increase 
the accuracy of the functions in predicting a passing or 
From the above discussion, it can be appreciated that the 
manufacturing parameters, performance parameters, and 
testing responses of a given circuit can be defined in terms 
35 
failing performance parameter. 
Suppose for a circuit instance p, the j'h performance 
parameter is very near to the specification bound b;, i.e,, p is 
a critical circuit instance. 
[Equation 9] 
40 
Then the synthesizing function fmsi for the specification 
bound b; need to be derived such that 
of process parameter space, performance parameter space, 
and measurement space, and further that each of these 
spaces are related to each other. Just as a change in the 
parameter space, i.e,, a fluctuation in a manufacturing 
parameter, will have an affect on the performance space, an 
input stimulus can be created which, when applied to a CUT 
manufactured with an incorrect process parameter, will yield 45 
a change in the measurement space which can be observed 
so that the defective nature of the circuit can be readily 
identified. As is discussed in greater detail below, one goal 
of the present method is to design tests which maximize the 
change in the measured response of the circuit so that 50 
defective circuits can more readily be identified. 
Defining the Relationship Between Measured Response and 
Performance Parameters 
From the foregoing discussion, it is apparent that, if the 
relationship between a measured response to an applied 55 
stimulus and the performance parameter of a circuit can be 
derived, the response can be used to predict compliance with 
the specifications. Thus, given a set of measurements 
obtained after applying the input stimulus, determining the 
test criteria involves finding the boundaries of the accep- 60 
tance region in the measurement space. In other words, the 
relationship between the measured response and the various 
circuit specifications can be defined as a plurality of func-
tions which map the measured response to each individual 
circuit specification. Once these mapping or synthesizing 65 
functions have been developed, the actual measured 
responses of a circuit to the input stimulus can be input into 
[Equation 10] 
In order to understand the relation given in equation [10], 
consider FIG. 5. As illustrated in this figure, the circuit 
instance p is mapped to the performance parameter space 
and the performance parameter sj is very close to the 
specification bound by. Equation [10] requires that the i'h 
synthesized measurement fmsi(m) be equal to the j'h perfor-
mance parameter Sj. Notice that two different subscripts i 
and j are used since, as described above, a performance 
parameter can have a double ended specification on it In 
that case, two synthesized measurements are derived, one 
tracking the performance parameter accurately near the 
upper bound and the other one tracking it accurately near the 
lower bound. Thus, if the post-processing function fms 
satisfies the relation given in equation [10], then the syn-
thesized measurements for the critical circuit instances 
become equal to the corresponding performance parameters. 
As a consequence, the specification bound b; itself becomes 
the test criteria for the i'h synthesized measurement Thus, 
the problem of accurate boundary determination can be 
converted to one of function approximation using measure-
ment synthesis. 
The aforementioned technique provides several advan-
tages. First, since the synthesized measurements track the 
US 6,865,500 Bl 
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performance parameters, physically interpretable test crite-
8 
classifying circuits. Accordingly, it is advisable to take these 
errors into consideration when synthesizing the mapping 
functions. Due to the regression approximation the ideal 
synthesizing function fmsi is related to the synthesizing 
5 function fmsi obtained using MARS by equation [14], where 
eri is the residual of regression. 
ria are obtained. Synthesized measurements contain much 
more information about the performance parameters than the 
measurements themselves, which is helpful for diagnostics. 
Second, there are robust nonlinear function approximation 
techniques which can be used to derive the synthesizing 
functions. Thus, the synthesizing functions can capture 
highly non-linear relations between measurements and per-
formance parameters. For instance, as discussed below, a 
multivariate regression technique can be used to derive the 
10 
synthesizing functions. Third, the misclassified circuits can 
be identified and handled systematically with this approach. 
For instance, as discussed below, various errors associated 
with the measurement synthesis can be incorporated to 
identify the circuits which are likely to be misclassified due 
to these errors. 
Derivation of the Synthesizing Functions 
15 
The function fps' and fpm' are very complex and are not 
available in closed form. Therefore, it is difficult to directly 
derive the synthesizing functions using equation [10]. 
However, function approximation using regression can be 20 
used. Ideally, the technique used for approximating the 
functional mapping between measurements and perfor-
mance parameters should be able to approximate highly 
nonlinear functions accurately, should be able to handle 
large dimensionality of dependent variables, and should be 25 
immune to the problem of over-fitting. Multivariate Adap-
tive Regression Splines (MARS) is a known tool which has 
the above mentioned desirable properties. Hence, it can be 
desirable to use MARS to derive the post processing func-
tions fms· One can also use neural networks or any other 30 
regression strategy to approximate the function fms· By way 
of example, the model produced by MARS can be of the 
form 
M 
}Cx) = ao +~am ·B'fnCx) 
[Equation 11] 35 
m=l 
where the coefficients am are chosen to minimize the squared 
error of the regression model. Bm(x) are splines of the form 40 
Kn 
B'fn(x) = n H[s,m · (xk.m - r,.mJF 
k=l 
where shn takes values ±1 and 
{





Each basis function is a truncated power spline basis func-
tion of desired order q.xkm is one of the variables in x and 
50 
[Equation 14] 
The residuals do not contain any information about the 
function that we are trying to approximate and they are 
usually modeled as normally distributed random variables 
with zero mean (er;-N(O,aer/)). The variance aer/, can be 
easily calculated from the training data without performing 
any additional circuit simulation. 
To incorporate the effect of random measurement errors, 
the independent variables m in 9tmsi(m) can be replaced 
with (m+em *). The errors in measurement (em*) can be 
modeled as normally distributed random variables with zero 
mean and known covariance matrix ~em(l 7). 
[Equation 15] 
For estimating the errors in the synthesized measurements, 
the way in which the statistical distribution of the measure-
ment errors are altered by the synthesizing function (9tmsi) 
can be investigated. The random error in the synthesized 
measurement can be modeled as normally distributed with 
zero mean and variance aem/ which can be evaluated by 
simulation. It is to be noted that the variance can be 
estimated by evaluating the synthesizing function using a set 
of measurements with errors injected according to the mea-
surement error statistics. This can be done without perform-
ing any additional circuit simulation. Thus, the following 
can be obtained 
[Equation 16] 
where em;-N(O, aemi2). Substituting this expression with 
measurement errors incorporated, in equation [14] yields 
[Equation 17] 
Assuming that the errors emi and eri are independent and 
normally distributed, equation [17] reduces to 
[Equation 18] 
[Equation 19] 
In equation [18], m is the actual measurements that we are 
making on the CUT for fault detection, 9tmsi(m)=8; is the 
synthesized measurement. The random error, e;, is the devia-
tion of the synthesized measurement from the actual per-
formance parameter sF Using the variance ae/, we can 
tk m is the knot locatio~ for the basis function. MARS 
~odeling strategy is to progressively add basis functions 
based on the maximum reduction in the squared error of the 
model, until an over-fitted model is obtained. This basis set 
55 
define a band I\ around the specification bound b; as given 
as 
[Equation 20] 
If the synthesized measurement 8; of the CUT is within 
this band we cannot make a confident decision as to whether 
the CUT is good or bad by looking at the synthesized 
measurement. To decide if the CUT is good or bad we need 
to subject it to the i'h specification test. Thus specification 
bound bi and the band Iii constitutes the test criteria for the 
is then subjected to a backward stepwise deletion to produce 
the final model. While using measurement synthesis to 
determine test criteria, the chief source of misclassification 60 
of circuits are the inherent errors associated with regression 
and the non-idealities of the tester. As is discussed below, 
these non-idealities effect our test decision and how to 
identify circuits which needs to be tested further with the 
specification tests for fault detection. 65 synthesized measurement 8;. FIG. 6 shows an example test 
flow diagram for production testing of analog ICs using 
measurement synthesis. With reference to block 60, given 
As identified in the foregoing, errors associated with the 
measurement synthesis can increase the likelihood of mis-
US 6,865,500 Bl 
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the acceptable ranges of all specifications, the measurement 
uncertainty due to inaccuracies in measurement instrumen-
tation and modeling errors, and the mathematical prediction 
functions for predicting the circuit specifications form test 
response measurements, flow continues to block 61 in which 5 
it is determined whether the circuit needs further testing. If 
further testing is needed, specification tests can be con-
ducted in block 64. If not all of the specifications have been 
computed, flow continues from 62 to block 65 in which, for 
a selected specification, the specification value is predicted 10 
from the response measurement. Next, at 66, it is determined 
whether the predicted value is such that it is certain that the 
circuits is good despite uncertainties. If not, flow continues 
back to block 61. If so, however, flow continues to 67 in 
which it is determined whether the predicted specification 15 
value is such that it is certain that the circuit is bad despite 
the uncertainty of I\. If not, flow continues to block 68, and 
the specification value is very close to the boundary of 
acceptance for the specification. Flow then returns to block 
61 where the process is repeated. From this flow diagram, it 20 
is clear that if any of the synthesized measurements declare 
the circuit as faulty, then at least one of the specification is 
violated and further testing is unnecessary. If all the syn-
thesized measurements declare the circuit to be fault free 
then the CUT is good. If the circuit has a few critical 25 
specifications and is not faulty, then we need to subject the 
CUT to the critical specification tests to determine if the 
circuit is bad or good. 
An objective during the test design and while deriving the 
synthesizing functions is to minimize the number of circuits 30 
which need further specification testing. This in turn can be 
achieved by minimizing the variance ae/. To minimize this 
variance, the individual variances of the two errors emi and 
eri can be minimized. The variance of the error due to 
regression can be minimized by appropriately selecting the 35 
training circuit instances for the MARS. 
For the synthesizing functions, measurements are the 
independent variables and the performance parameters are 
the dependent variables. A set of appropriate circuit 
instances in the process parameter space can therefore be 40 
selected and mapped to the performance parameter space 
and measurement space by circuit simulation. The accuracy 
of the generated MARS model depends heavily upon the 
circuit instances used for building the model. From equa-
tions [9] and [10] it can be understood that the synthesized 45 
measurements must track the corresponding performance 
parameters very well near the specification bound. Hence, to 
obtain a very accurate synthesizing function (low aer/) near 
the specification bound, the training set typically must 
contain a large number of circuit instances which lie close to 50 
these bounds (critical circuit instances). However, the 
boundary of the acceptance region in the process parameter 
space is not known a priori. One straight forward way of 
generating a critical circuit instances is to randomly select 
circuit instances in the process parameter space and simulate 55 
these circuits and see if the performance parameter is close 
to the specification bound. This will involve a large number 
of circuit simulations. Hence, the example procedure shown 
in FIG. 7 can be used to dynamically generate the critical 
circuit instances required for training. As shown in this 60 
figure, the process statistics and specifications can be input, 
as indicated in block 70. If all of the specifications have been 
considered (71), flow continues to block 72 where descrip-
tions of circuits having specification values very close to the 
specification boundaries are generated. If, on the other hand, 65 
not all of the specifications have been considered, flow 
continues to block 73 in which sets of current descriptions 
10 
with different process parameter values are randomly gen-
erated using the supplied process statistics. At block 74, a 
mathematical function of 9tpsi is built which maps the 
random process parameter values to their respective speci-
fication values. This function can then be used to determine 
what the process parameters should be so that the circuit 
specifications will be close to or at the respective specifi-
cation boundaries. Each set of process parameters thereby 
determine, by simulation, the corresponding specification 
values. If these values differ from the predicted values (~s;) 
by less than a specified error (ErroMax) at 75, then now 
continues to block 77 and the process is repeated. If not, 
however, flow continues to block 76 where, for newly 
generated circuits whose specifications do not lie close to the 
specification boundary, flow will continue back to block 74. 
For each of the specifications one can start with a set of 
circuit instances generated by randomly sampling the pro-
cess parameter space. Then a coarse MARS model is built 
relating the process parameters to the performance param-
eter of the CUT. This procedure takes this MARS model and 
finds a set critical circuits instances. This procedure uses 
binary search algorithm with the nominal circuit instance 
and a randomly selected circuit instance as the initial 
guesses to search for a critical circuit instance. Using these 
newly generated circuit instances, the average squared error 
between the performance parameters predicted and those 
obtained through simulation can be calculated. If this error 
is less than a predefined value, the existing MARS model is 
accurate near the specification bound, else more circuits are 
added to the training set to improve the model accuracy. The 
outputs of this routine are the MARS model relating the 
circuit performance parameters to the process parameters 
and a set of critical circuit instances. 
For efficient production testing of analog circuits, it is 
desirable to minimize the number of measurements. By 
minimizing the number of measurements, the variance, 
aemi2 , is minimized. Moreover, the average production test-
ing time is also minimized. Nevertheless, eliminating mea-
surements might led to loss of information about the per-
formance parameters of the circuit. This an increase in the 
variance aer/. Hence, only those measurements should be 
eliminated if used for deriving the synthesized tee measure-
ments increases the overall variance ae/. 
One straight forward method to extract the information 
content in all the measurements is principal component 
analysis (PCA). However, principal components of the mea-
surement data are a linear combination of all the measure-
ments itself. Hence PCA cannot be used directly for mea-
surement selection. Therefore, a heuristic based on 
measurement ordering to select a set of measurements is 
used which will give a minimum variance ae/. 
The procedure OrderMeasurements, shown in FIG. 8, 
removes one measurement at a time from the list of mea-
surements and calculates the variance Oe;2 of the synthesiz-
ing function derived using the remaining measurements. The 
measurements are then ordered in the ascending order of the 
variance aei2 . The procedure SelectMeasurements (FIG. 8) 
then takes this ordered list of measurements and adds one 
measurement at a time to the list of selected measurements 
and derives the synthesizing function using these selected 
measurements. Initially, the overall variance aem/ reduces 
because we increase the accuracy of our regression by 
adding more measurements. After adding a few 
measurements, the addition of more measurements do not 
result in an increase in the accuracy of the regression model. 
However, the variance Oe;2 increases because we are intro-
ducing more measurement error with the addition of a new 
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measurement. This leads to an increase in the overall vari-
ance ae/. Once ae/ start increasing, we stop adding new 
measurements and the final list of measurements will give a 
minimum variance of the errors. 
Test Stimulus Generation 5 
The synthesis between measurements and performance 
having been desired in the foregoing, derivation of an 
optimized input stimulus will now be described. For DC and 
AC tests, the search space is small and a set of tests (input 
10 
to SelectMeasurements( )) can be selected by uniformly 
sampling the range of possible DC input voltage and fre-
quency of the sinusoidal test signal. However, for transient 
input stimulus the search space is very large. In searching for 
the best piece-wise linear (PWL) stimulus by dividing the 
15 
time axis into n1 divisions and voltage axis into n2 divisions, 
there are n2 ni possible solutions. For such problems, genetic 
algorithms have shown the ability to move towards better 
solutions by selecting possible solutions from a large search 
space. Hence, genetic algorithms can be used to search for 
20 
the optimum PWL transient stimulus and sampling points. 
As explained above, the chief reasons for misclassifica-
tion during testing are the measurement errors and regres-
sion errors. The problem of misclassification becomes 
severe near the boundaries of the acceptance region. This 25 
can be explained with the help of FIG. 9. In the figure, aP 
12 
nm np nc 
Fitness=~~~ l(s;/),I 
[Equation 21] 
j=l i=l k=l 
based on their fitness. After crossover and mutation of the 
existing population, the evolved new population again 
undergoes selection, crossover and mutation to give a popu-
lation with individuals having better fitness functions. To 
conduct the genetic search, the search space typically must 
be encoded into genetic strings or chromosomes a set of 
rules must be provided for selection, crossover, mutation and 
fitness evaluation for these genetic strings. For example, the 
following rules could be established: 
String encoding: The i'h gene of the genetic string is an 
integer representing the voltage at time point t; (equation 
[22]). Thus, if the i'h gene has a value j, the corresponding 
voltage of the PWL transient waveform is given by equation 
[23]. The string length of the population is equal to the total 
number of time divisions n,. FIG. 10 shows the encoding in 
detail. In the figure, maximum voltage was assumed to be 









Selection: The selection of strings for crossover is biased 
towards strings having the highest fitness value so that the 
average fitness of successive populations tends to increase. 
Tournament selection can be used for selecting the parents 
for reproduction. Tournament selection involves picking two 
strings from the population and selecting the better for 
reproduction. 
Crossover: The crossover operator takes genes from each 
of the parent string and combines them to create child 
strings. A uniform crossover scheme can then be used for 
is the standard deviation of the measurements around the 
nominal fault free circuit instance due to the process vaia-
tions and ae is that due to the measurement errors. Circuit 
instance p1 is well within the region of acceptance, p3 is 30 
outside the acceptance region and p2 is at the measurement 
threshold. In the figure we show the distribution of the 
measurements performed on these circuit instances. From 
the figure it is clear that p1 and p3 are always classified 
correctly even in the presence of measurement errors. 35 
However, there is a high probability that, p2 , the circuit 
instance at the boundary of the acceptance region is mis-
classified. The chances of misclassification reduces if the 
ratio is aP/ae increased. Thus a good test need to have the 
standard deviation due to the process variations much 
greater than that due to the measurements. An objective 
during test design is to increase the standard deviation aP by 
appropriately choosing the measurements. This, in turn, can 
40 creating child strings. FIG. 11 shows how uniform crossover 
is performed to produce the child strings. Each gene of the 
parent strings is chosen with certain probability and are 
swapped to yield the two child strings. 
be achieved by selecting those measurements which are 
sensitive to the process parameter deviations of the circuit. 
Mutation: After the child strings are created, the genes of 
Earlier sensitivity based test generation methods were 
formulized to maximize the sensitivity of the measurements 
45 the child strings can undergo mutation. For mutation, a gene 
is selected with a certain probability (mutation probability) 
and is replaced with a random number within the allowed 
range. to the process parameter variations of the nominal circuit 
instance. Maximizing the sensitivity of the measurements to 
the process parameter deviations around the nominal fault 50 
free circuit often does not help, especially for circuits with 
loose specifications. If the specifications are not tight, 
increasing the sensitivity of the measurements to the process 
parameters for the nominal circuit will not necessarily 
increase the sensitivity of the measurements to the process 55 
parameters for the circuit instances near the boundary. This 
will lead to large rates of misclassification for a drifted 
manufacturing process. Thus our objective during test gen-
eration is to derive measurements which are highly sensitive 
to the process deviations of the critical circuit instances. 60 
Thus the fitness function for a set of nm measurements is 
given by equation [23], where nc is the number of critical 
circuit instances. We select one worst-case circuit instance 
per single-ended specification to evaluate the fitness. This 
worst-case critical circuit instance is the one which is nearest 65 
to the nominal circuit instance (lowest I2 norm) among all 
those generated by GenerateTrainSet( ) 
Fitness evaluation: One measurement in a particular seg-
ment of the PWL transient waveform is suade. Hence, the 
total number of measurements is equal to the string length N. 
The fitness is equal to the sum of absolute value of the 
sensitivities of the measurements to the process parameters 
for the critical circuit instances. 
EXAMPLE 1 
Table 1 provides the performance specifications of an 
operational amplifier. In the absence of real data from the 
silicon foundry, it is assumed that the specification failure in 
this operational amplifier is caused by variations in seven 





oxide thickness (T 0x) aspect ratios ((W /L)n, (W /L)P), bias 
resistance (Rbias) and compensating capacitor (CC). For the 
purpose of this example, it is assumed that the test mea-
surement hardware has the capability of measuring small 
signal voltage gain of the operational amplifier for fault 
detection with 0.1 % accuracy. 
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TABLE 1 
Specifications of the Compensated Operational Amplifier 
14 
an uncertain test outcome. Hence for these 17 circuits, bias 
current is a critical performance parameter. Similarly, 20 
circuit instances (out of 224) those did not satisfy the 
specification on the bias current have bias current as a 
Performance Number of 5 critical performance parameter. 
Parameter Specification 
Bias current <2mA 
F _3 dB frequency >37 KHz 




When all the specifications are considered, the synthe-
sized measurements are able to correctly classify 93% of the 
CUTs. Out of the remaining 7%, 4.5% had an uncertain test 
outcome stet. These circuits are then subjected to the critical 
Phase margin >82° 
Gain margin >23 dB 3 
10 specification tests for fault detection. Thus only remaining 
2.5% of the CUTs are misclassified by the proposed test 
procedure. 
First, the training set for building the synthesizing func-
tion for each of the specification was generated using the 
algorithm FindTrainSet( ). The voltage gain at a set of 25 15 
equally spaced frequency points on a logarithmic scale 
between DC and 150 MHz were chosen for fault detection. 
Next, the 25 measurements were ordered using 
OrderMeasurements( ) and a subset of these measurements 
were chosen for deriving the synthesizing functions using 20 
SelectMeasurements( ). The number of measurements 
needed to derive each of the synthesized measurements are 
given in Table 1. Thus, the synthesized measurement for bias 
current was derived from 11 measurements and that for the 
It is to be noted that not all the 44 circuits with uncertain 
test outcome were subjected to all the specification tests. 
From the table it can be seen that bias currents of 37, f_ 3 dB 
of five, phase margin of one and gain margin of 48 circuits 
are to be measured. Thus, in worst case, only 91 perfor-
mance parameters must be measured to correctly classify 
97.5% of the CUTS. 
EXAMPLE 2 
Now the simulation results on an ITC'97 bench mark 
circuit, state-variable filter will be discussed. The faults in 
the state-variable filter were assumed to be due to variations 
f_ 3 dB frequency was derived from 2 measurements, and so 
on. Totally, 15 measurements are needed to derive all the 
synthesizing functions indicating that some measurements 
are used to derive more than one synthesizing functions. 
The value of 11 1 was determined for each of the synthe-
sized measurements. The bound 311; and the specification 
bound constitutes the test criterion for the optimized tests. 
25 in 16 parameters, seven of them are the process parameters 
of the operational amplifier and the remaining nine are the 
values of passive components of the state variable filter. For 
the state-variable filter, two double-ended specifications and 
one single ended specification were considered. The perfor-
30 mance parameters and the specifications are given in Table 
3. 
To evaluate the generated tests, 1000 Monte Carlo samples 
were generated (assuming independent normal distributions 
with 10% tolerance for parameters) of the operational ampli-
35 
fier and marked as faulty or fault free using the conventional 
specification tests. The fifteen selected measurements were 
made on these circuit instances and random measurement 
errors were injected to incorporate measurement non-
idealities. Using these measurements with measurement 
errors incorporated, five synthesized measurements were 
derived (one corresponding to each of the circuit 
specification) using the precomputed synthesizing functions. 
Using the derived test criteria and the test flow given in FIG. 
40 
6, the circuits were classified into three categories. Table 2 
summarizes the simulation results. 
TABLE 2 
TABLE 3 
Specification of the State-Variable Filter 
Number of 
Performance Parameter Specifications Measurements 
Center Frequency of the Band- >750 Hz 
Pass Filter (f c) <850 Hz 4 
Maximum gain (K) >1.0 3 
<1.2 
Q-factor (Q) >1.0 11 
To test this circuit, transient tests were generated using the 
methods described herein. To generate a training set for test 
Simulation Results on the Compensated Operational Amplifier 
Good Circuits Bad Circuits 
Needs Needs 
Performance Declared as Further Mis- Declared further Mis-
Parameters Total good Testing classified Total as Bad Testing classified 
Bias Current 776 744 17 15 224 183 
F_3 dB 783 780 3 0 217 213 
frequency 
DC gain 849 849 0 0 151 151 
Phase margin 999 998 1 0 0 
Gain margin 894 11 35 11 60 42 
All 447 419 20 8 553 509 
Out of 1000 circuits, 776 were found to satisfy the 
specification on bias current. Using the synthesized mea-
surements 744 of these circuits were classified with a high 







generation, the two double-ended specifications were 
65 decomposed to single-ended specifications to give a total of 
five single-ended specifications. Circuit instances were gen-
erated for each of the five single-ended specifications using 
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evaluating the circuit response to predict whether the 
performance parameters of the circuit satisfies prede-
termined specifications for the circuit; and 
making a pass/fail determination for the circuit based 
upon the evaluation of the circuit response. 
2. The method of claim 1, wherein the low-cost optimized 
test is used to evaluate compliance with each specification 
specified for the circuit being tested. 
GenerateTrainSet( ), and five circuits (one corresponding to 
each of the single-ended specification) with minimum dis-
tance (/2 , norm) from the nominal circuit were selected for 
generating the optimum PWL input stimulus. To generate 
the optimum PWL input stimulus, a maximum testing time 5 
of 5 ms was assumed. For encoding the PWL input into the 
genetic string, a string of 20 genes (giving 20 PWL 
segments) was assumed and the voltage at the corner points 
3. The method of claim 1, wherein the low-cost optimized 
10 
test is used to evaluate compliance with less than each 
specification specified for the circuit being tested. 
of the PWL segments was quantized to 20 levels between 
-SV and SV. 
The output of the CUT was sampled at 20 equally spaced 
time points for fault detection. For each of the five single-
ended specifications, these 20 measurements were ordered 
and a subset of measurements were chosen to derive the 
synthesizing functions. For measurement ordering and 
selection, a measurement error of 1 % was assumed. The 
number of measurements required for each of the synthe-
sizing functions is given in Table 3 along with the corre-
sponding specifications. 
4. The method of claim 1, wherein the low-cost optimized 
test is designed to maximize the sensitivity of the circuit 
response to changes in circuit process parameters by deriv-
ing synthesizing functions which map measurement 
15 responses of the circuit to the circuit performance param-
eters. 
The generated tests were evaluated as described for the 
operational amplifier using 1000 Monte Carlo samples of the 
state-variable filter assuming independent normal distribu-
tion for the process parameters with 10% tolerance. Table 4 
summarizes the simulation results. When all the circuit 
5. The method of claim 1, further comprising performing 
specification based tests to circuits for which a clear pass/fail 
determination could not be made from the low-cost opti-
20 mized test. 
6. The method of claim 5, wherein the specification based 
tests are applied to determine compliance with respect to 
less than all of the predetermined specifications for the 
circuit being tested. 
7. The method of claim 5, wherein the optimized test is 
created to minimize a variance, a2 e;, such that the number of 
specification based tests needed is minimized. 
8. The method of claim 1, further comprising performing 
specification based tests to the circuits to determine com-
30 pliance with one or more predetermined circuit specifica-
tions. 
specifications were considered, out of 824 good circuits, 25 
83% were declared as good by the derived tests, 10% needed 
further testing, and 7% were misclassified. Out of 176 bad 
circuits, 72% were classified as bad by the test, 20% needed 
further testing, and 8% were misclassified. Thus, with 16 
time domain measurements and a few (maximum 182) 
performance parameter measurements, 93% of the circuits 
were correctly classified in the presence of 1 % measurement 
error (in transient measurements). This, as compared to a 
total of 3000 performance parameter measurements, reduces 
down the overall testing time of the state-variable filter. 
Notice that, for this example, a higher percentage error was 
assumed for the measurements as compared to the opera-
tional amplifier example. That is why a 7% misclassification 
9. The method of claim 8, wherein the specification based 
tests are applied to less than all of the predetermined circuit 
specifications specified for the circuit being tested. 
10. The method of claim 1, wherein the low-cost opti-
35 mized test is formulated by deriving synthesizing functions 
which map a measurement response to circuit performance 
parameters. 
is obtained as compared to 2.6% in the previous example. 
TABLE 4 
11. The method of claim 10, wherein one synthesizing 
function is derived for each circuit specification to be tested. 
Good Circuits Bad Circuits 
Needs 
Declared as Further Mis-
Specifications Total good Testing classified 
Fe> 750 Hz 930 868 36 26 
Fe< 850 Hz 945 919 14 12 
K > 1.0 993 992 0 
K < 1.2 964 891 49 24 
Q > 1.0 964 891 49 24 
All 824 687 80 57 
Declared 















12. The method of claim 10, wherein the circuit response 
is input into the synthesizing functions to predict compliance 
with the predetermined specifications. 
While particular embodiments of the invention have been 55 
disclosed in detail in the foregoing description and drawings 
for purposes of example, it will be understood by those 
skilled in the art that variations and modifications thereof 
can be made without departing from the spirit and scope of 
the invention as set forth in the following claims. 
What is claimed is: 
13. The method of claim 10, wherein the synthesizing 
functions are derived near the boundary of an acceptance 
boundary for each circuit performance parameter. 
60 14. The method of claim 10, wherein the synthesizing 
1. A method for testing circuits having analog 
components, comprising: 
performing a low-cost optimized test on the circuit by 
applying an optimized input stimulus to the circuit, the 
circuit having analog components; 
capturing the circuit response to the input stimulus 
applied to the circuit; 
functions are derived through nonlinear regression. 
15. The method of claim 1, wherein the input stimulus is 
a sinusoidal stimulus. 
16. The method of claim 1, wherein the input stimulus is 
65 derived using genetic algorithms. 
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